EE60032: Analog Signal Processing



Dr. Ashis Maity

Assistant Professor

Email: ashis@ee.iitkgp.ac.in Department of Electrical Engineering Indian Institute of Technology, Kharagpur West Bengal, India

Module-4: Phase Locked Loop and Oscillators

Phase locked Loop (PLL) @ What is PLL? PLL is a negative feedback system that compares the output phase with input reference phase. i.e., Pour = Pin. @ what is the purpose? PLL Pout It phases are same, frequencies are same. $f = \frac{d\Phi}{dt}$; $\frac{d\Phi_{out}}{dt} = \frac{d\Phi_{in}}{dt} \Rightarrow fout = fin.$ @ Why do we need PLL? · An oscillator with a stable frequency is difficult to get. · Crystal oscillators are costly, but offers a stable frequency. at low range. · It fout + fin and/or fout1, fout2, fout3 --- + fin, thus you need a PLL. Applications :-· Frequency synthesis · clock recovery Block Diagram: Vin Vcont Phase Low pars Vout Pin VCO Detector Pout fin fout. V56 ÷N 95b 3gb



@ Generalised expression :-PLL waveforms under Locked Condition 1) VC0-Wout = Wo + Kyco Vcont ⁽ⁱ⁾out / Wo = free running freq. ω1 when Vcont = 0. Vin ωο Kvco = Gain of the vco. фо 🗕 V₁ V_{cont} 2) PD :-Vout V_{cont} VPD = VCONE = KPD & PO V_{PD} KpD = Gain of the PD. Ripple @ If Win=W1, then Wout=W, V_{cont} Φο $\Delta \phi$ under locked condition. $\omega_1 = \omega_0 + K_{VCO} \cdot V_1$ (a) (b) α , $V_1 = \omega_1 - \omega_0$ (a) Waveforms in a PLL in locked condition; (b) calculation of phase error. KVCO Observations :and VI = KpD AQO 1) To minimise phase error, Kree, KpD must be high. 50, 2) Phase error can't be zero, on for $\omega_1 \neq \omega_0$. $\Delta \Phi_0 = \omega_1 - \omega_0$ 3) Phase error varies with input frequency

EE60032: Analog Signal Processing



Dr. Ashis Maity

Assistant Professor

Email: ashis@ee.iitkgp.ac.in Department of Electrical Engineering Indian Institute of Technology, Kharagpur West Bengal, India

Process of Locking/Capturing

- When a phase step is given, the phase detector accumulates the phase difference and changes V_{control}
- 2. VCO changes the frequency to vary phase. $\varphi = \int \omega_{out} dt$
- 3. Once phase error reduces, the input frequency gets equal with output frequency and the loop becomes locked again.



Process of Locking/capturing

- When a small frequency step is given, the phase detector accumulates the phase difference and changes V_{control}
- 2. VCO changes the frequency to vary phase. $\varphi = \int \omega_{out} dt$
- 3. Once frequency error reduces, the PD produces narrower pulse and V_{cont} settles to a new value to track the new input frequency gets equal with output frequency and the loop becomes locked again.



Response of a PLL to a small frequency step.

Dynamics of PLL

Negative feedback system compares ϕ_{out} with ϕ_{in} .



Dynamics of PLL

 $s_{1,2} = -\zeta \,\omega_n \pm \sqrt{(\zeta^2 - 1)\omega_n^2}$

 $=(-\zeta\pm\sqrt{\zeta^2-1})\omega_n$



Dynamics of PLL



- 1. Settling speed of PLL is an important parameter. Maximizing ζ · ω n decreases settling time.
- 2. To maximize $\zeta \cdot \omega_n$, ω_{LPF} has to be increased and it increases ripple of V_{cont} , ω_{OUT} drifts.
- 3. If $\zeta \cdot \omega_n$ is decreased, PLL takes longer time to settle, a lower value of ω_{LPF} reduces ripple in V_{cont}, but stability decreases.
- 4. Trade-offs exist between settling time, ripple in V_{cont} and stability.

Lock-range and capture-range of PLL

- 1. Lock range: When PLL is in locked condition, the lock-range represents the range of frequencies for which the PLL maintains the locked condition.
- 2. Capture range: When PLL is unlocked condition, the capture-range is the range of input frequencies within which an initially unlocked loop will get locked with an input frequency.
- 3. Capture range is smaller than lock-range.



Lock and capture processes of PLL

EE60032: Analog Signal Processing



Dr. Ashis Maity

Assistant Professor

Email: ashis@ee.iitkgp.ac.in Department of Electrical Engineering Indian Institute of Technology, Kharagpur West Bengal, India





- · At Wose, it only becomes a positive feedback system.
- . There is no imput to the ext. How do we get 0/P.7

O Ring Oscillator:

Connect odd number of inverters in the ring.



steady state response.



to is the delay of inverter. Frequency of oscillation $fosc = \frac{1}{6} td$. For N no. of inverters, $fosc = \frac{1}{2N} td$ where N = odd no. How we can develop Vco from this ?

* If there is no noise, then $\forall x = \forall y = \forall z = \forall trip.$

no oscillation.

With noise, this state will be disturbed and oscillation will be growing.

Dr. Ashis Maity, Electrical Engineering, Indian Institute of Technology Kharagpur

